mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2025-02-23 18:58:41 +00:00
6cc187da59
* SIMD&FP load/store with scale > 4 should be undefined * Catch more invalid encodings for FP&SIMD LDR/STR (reg variant) * Set PTC version to PR number
19 lines
438 B
C#
19 lines
438 B
C#
namespace ARMeilleure.Decoders
|
|
{
|
|
class OpCodeSimdMemReg : OpCodeMemReg, IOpCodeSimd
|
|
{
|
|
public OpCodeSimdMemReg(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
|
|
{
|
|
Size |= (opCode >> 21) & 4;
|
|
|
|
if (Size > 4)
|
|
{
|
|
Instruction = InstDescriptor.Undefined;
|
|
|
|
return;
|
|
}
|
|
|
|
Extend64 = false;
|
|
}
|
|
}
|
|
} |